cs704fig_mem.cdr Thursday, April 18, 2024 12:59:48 PM Color profile: Disabled Composite Default screen



Recall ...



The processor can only keep a part of a computation; portions must move back and forth as needed.

Same memory holds both instructions and data in a modern stored-program computer.

Essential role: hold computation

Close interaction with processor

 Limit computation size *issues matter issues matter*
 Limit performance

Design goal (ideally) Maximum amount of fastest memory

© 2024 Dr. Muhammad Al-Hashimi

KAU • CS-704 1

Memory Solutions

Primary storage

Memory raised substantial challenges due to a growing performance gap between the two parts, essential to performing computations, that must interact closely.

۲

Primary storage is an older term for main memory where actively running code is stored in RAM or ROM.

CPU-memory technology gap

Not all storage systems are <u>usable as</u> <u>memory</u> (i.e., to hold jobs marked or selected for execution)

Revised Design Goal

Maximum amount of fastest memory <u>economically</u>

© 2024 Dr. Muhammad Al-Hashimi

Memory: A Deeper Look Principle of Locality

⇒ [Memory] References

Memory generally stores program instructions and data, but how are they actually used?

Memory access patterns

Most recently used

Close locations

window (high probability) active access



Where do these patterns come from? (Next.) How

Temporal ~ access times Spatial ~ access locations

Ouiz

What's the difference? [memory access context] Address, label, pointer, and reference.

© 2024 Dr. Muhammad Al-Hashimi

Locality of Reference Examples

Give examples from <u>high-</u> <u>level programs</u> for temporal and spatial locality in data (min 2–3 each). Repeat for instructions.

Exercise

Lookup how *objects* are typically stored in memory. Suggest locality opportunities.

± 32K ?



Quiz Which type of locality is exploited?

© 2024 Dr. Muhammad Al-Hashimi

Think about your programs

Solution Data locality examples

vars, arrays, data structures...

Instruction locality examples subroutines conditionals...

Note MIPS PC-relative addr Store an offset (a difference)

beg \$4,\$5,Exit

Memory Systems

To sum up

Storage vary wildly in cost

Small active reference window

Hierarchical storage: a solution

Largest amount of economical storage accessed, most of the time, at the speed of the fastest storage

© 2024 Dr. Muhammad Al-Hashimi

KAU • CS-7045

Only a relatively small amount at a time needs to be referenced very quickly.

In 2021-22, as much as 4-5 orders of magnitude (approx. 10K to 100K); see

۲

next.

8-

Watch keywords: amount (capacity), economical (cost), and access speed (performance).

Memory Systems Hierarchical Storage

♣ ↓ Inclusion

The fastest memory, typically expensive and therefore small (as much as design economics afford), is directly connected to the CPU.

Typically insufficient, so additional, more economical, but slower memory (too slow to hook to the CPU) may be connected as a secondary back store.

Items in the upper level numbered 1, are <u>included</u> in (a <u>proper</u> subset of) the lower back store level, numbered 2.

© 2024 Dr. Muhammad Al-Hashimi





^a SRAM/Chips (Cypress/Infineon) 0.45/3/45 ns arrow.com@2021/12/13 • Integrated on-die <\$10/MB likely (?) in 2021
 ^b Consumer/retail newegg.com@2021/12/14 (best selling) • ¹DRAM DDR3-1333 4/8G DIMM • ²SSD/3D XPoint (Intel Optane) • ³SSD/NAND 256-1TB • ⁴HDD/internal 10-20 TB

KAU • CS-7047

© 2024 Dr. Muhammad Al-Hashimi



© 2024 Dr. Muhammad Al-Hashimi

Memory Systems © Summary

er l

Quiz

Even if memory were super fast and cheap, is it a good idea to connect the CPU to all the memory?

0

Exercise

Why store hierarchically (i.e., include addresses in lower levels)? **Hint**: look for answers in reading material; note lower levels are higher-numbered.

As much of the most actively used memory is kept in the fastest locations (upper part of the hierarchy) close to the CPU <u>as long as</u> <u>possible</u> (not as long as needed, unfortunately, occasionally stuff is evicted prematurely).

© 2024 Dr. Muhammad Al-Hashimi

⇒ What is a memory hierarchy?

A speed-size tradeoff

- Cost-driven
- Access locality-enabled





Memory Systems © Classic Hierarchy

Coherence



۲

Quiz What if the CPU changes its copy? What about a multiple CPU scenario? Should a cache be read-only?

Static RAM (SRAM) Faster, expensive volatile bits made from transistors.

Dynamic RAM (DRAM) Cheaper, denser volatile bits made from capacitors.

Magnetic/SSD Very cheap, persistent bits, electro mechanical magnetic storage or transistorbased solid-state flash memory.

Recently, phase-change solidstate (based on changing resistivity due to crystalline phase change) such as Intel/Micron *3D XPoint* (cross-point).

© 2024 Dr. Muhammad Al-Hashimi

